Layout Mode
Header Styles
Header 1 Header 2
Colors
line wechat cachevrzone
whatsapp (+65) 8581 8999
email cachecs@vr-zone.com

Rambus today revealed that the Cell processor incorporates Rambus’s XDR memory and FlexIO(TM) processor bus interface solutions. The memory and processor bus interfaces designed by Rambus account for 90% of the Cell processor signal pins, providing an unprecedented aggregate processor I/O bandwidth of approximately 100 gigabytes-per-second. The Rambus XDR memory interface, capable of data rates...

The post Rambus XDR & FlexIO Bus For Cell Processor appeared first on VR-Zone.

Rambus XDR & FlexIO Bus For Cell Processor

Rambus today revealed that the Cell processor incorporates Rambus’s XDR memory and FlexIO(TM) processor bus interface solutions. The memory and processor bus interfaces designed by Rambus account for 90% of the Cell processor signal pins, providing an unprecedented aggregate processor I/O bandwidth of approximately 100 gigabytes-per-second. The Rambus XDR memory interface, capable of data rates...

The post Rambus XDR & FlexIO Bus For Cell Processor appeared first on VR-Zone.