Layout Mode
Header Styles
Header 1 Header 2
Colors
line wechat cachevrzone
whatsapp (+65) 8581 8999
email cachecs@vr-zone.com

Intel plans to embed a memory controller and to use a common high-speed serial interconnect as the processor bus for its Itanium and Xeon server processors starting in 2007. The so-called CSI interconnect will compete with HyperTransport — the fast, low latency processor bus developed by AMD for their K8 processors. The final specification for...

The post Intel Embedded Memory Controller & CSI Interconnect In 2007 appeared first on VR-Zone.

Intel Embedded Memory Controller & CSI Interconnect In 2007

Intel plans to embed a memory controller and to use a common high-speed serial interconnect as the processor bus for its Itanium and Xeon server processors starting in 2007. The so-called CSI interconnect will compete with HyperTransport — the fast, low latency processor bus developed by AMD for their K8 processors. The final specification for...

The post Intel Embedded Memory Controller & CSI Interconnect In 2007 appeared first on VR-Zone.